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ABSTRACT - This paper presents a novel technique of generating 
tests from a random sample of faults. The entire fault population of the 
circuit is randomly divided into two groups. Only one group, usually the 
smaller one, is used for test generation by the test-generator and fault- 
simulator programs. This group is known as the sample and its cover- 
age is deterministic. The coverage of faults in the remaining group is 
similar to that of random vectors and is estimated from the distribution 
of fault detection probabilities in the circuit. As the sample size 
increases, the fraction of unslmpled faults reduces. At the same time, a 
larger sample yields more test vectors to increase the random coverage. 
The analysis in the paper determines the coverage of random and deter- 
ministic vectors from the detection probability distribution. However, a 
two-pass test generation process requires no prior knowledge of this dis- 
tribution. Test generation in the first pnss is started with an arbitrary 
sample size. From the deterministic coverage in the sample, the detec- 
tion probability distribution is determined using the Bayes’ theorem. 
Based on this distribution, the random coverage in the unsampled fault 
population is estimated and, if necessary, a second pass of test genera- 
tion is executed with an appropriately larger sample. The sampling 
procedure is illustrated by several examples. 
Introduction 
A typical test generation process is summarized as follows: 
select an as-yet-undetected fault, generate a test for it, and 
simulate all other faults; update the fault list by dropping the 
faults detected by the test; repeat until the desired fault cover- 
age is reached. 
The total cost of test generation has two easily identified 
components, namely, the costs of test generation and fault simu- 
lation, respectively. The second component could predominate if 
the circuit is very large or is sequential. The cost here refers to 
the use of computing resources (CPU, memory, etc.). Reducing 
the relative cost of fault simulation in the test generation process 
is the primary motivation for the present work. 
Suppose only a randomly chosen sample of faults is ini- 
tially placed on the fault list which is used to generate tests by 
the above procedure. Two questions need answers: 1) For a 
given coverage of the generated tests in the sample, what is the 
fault coverage for all faults? and 2) Can we determine the 
smallest sample size for tests to have a given coverage of all 
faults? Notice, this problem is different from that of fault sam- 
pling for coverage determination [ 1 I. In sampling for coverage 
determination, we take a random sample of faults and determine 
the coverage of faults in the sample by the given tests. This 
coverage is a statistical estimate of the coverage over all faults. 
The accuracy of the estimate is dependent only on the sample 
size. 
In coverage determination, the tests and the fault sample 
are derived through two independent processes. In test genera- 
tion, on the other hand, we use some sample faults for generat- 
ing tests. Thus our tests are somewhat biased toward detecting 
the faults in the sample. It is for this reason that the answers to 
the above questions are not obvious. 
In this paper, we will provide a mathematical framework 
for probabilistic analysis and formulate procedures for test gen- 
eration by fault sampling. 
Detection Probability 
The detection probability of a fault is the probability of 
detecting that fault by a random vector. Detection probabilities 
of faults in a circuit can be represented by a distribution p (X I :  
p (x)dx  = Fraction of detectable faults with probability 
of detection between x and x +dx 
Since x represents probability, p ( x )  is non-zero (and positive) 
only for values of x between 0 and 1. Also, 
I 
Notice that p ( x )  is the distribution of only the detectable faults. 
The distribution p ( x )  for a circuit can be determined in 
several different ways. Testability analyses like PREDICT [21 
and COP 131 determine fault detection probabilities to various 
degrees of accuracy. General sequential circuits can be 
analyzed through true-value simulation with random vectors [41. 
In a later section, we will give a method of estimating p ( x )  
from fault simulation. 
Definition of Fault Coverage 
Fault coverage is defined as the percentage (or fraction) of 
faults covered by test vectors. Generally, this coverage is over 
the set of all single stuck-at faults after it has been reduced by 
fault collapsing. To remove ambiguity, we will use a slightly 
modified definition. Most large circuits contain some redundant 
faults. By definition, these faults can not be detected by any 
test. The percentage of such faults is small but finite, usually 
less than 5%. We define coverage as 
(1) detected faults + redundant faults 
total faults 
Fault Coverage = 
An alternative definition of fault coverage is sometimes used in 
which the number of redundant faults is subtracted from the 
total faults instead of adding to detected faults. Even though 
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finding all redundant faults may be very difficult, our method 
provides an estimation of fault coverage as defined by equation 
(1). 
Fault Coverage by Random Vectors 
Since there are p ( x ) d x  faults with detection probability x ,  the 
mean coverage among these faults by a random vector is 
x p ( x ) d x .  Suppose we apply a sequence of random vectors to 
the circuit. The mean coverage by the first vector is 
I 
y I = J x p  ( x ) d x  
0 
Actual coverage by a random vector may differ from this aver- 
age by a random quantity. However, this variance will be small 
for circuits with large number of faults (this follows from the 
central limit theorem in statistics.) After removing the faults 
detected by the first vector, the distribution of detection proba- 
bilities of the remaining faults can be shown to be ( 1 - x ) p  ( X I .  
Thus the coverage of two vectors is 
1 I 
y 2  = y l  + J x ( l - x ) p ( x ) d x  = JXCl + ( l - x ) l p ( x ) d x  
y ,  - J x r l  + ( I - x )  + ( 1 4 2 + .  . + ( l - x ) " - ' l p ( x ) d x  
0 0 
Similarly, the coverage of n vectors is 
I 
0 
1 
where I (n) is the integral in the last equation. 
Fault Coverage by Deterministic Vectors 
perties: 
We assume deterministic vectors to have the following pro- 
Every vector detects a t  least one new fault that was not 
covered by the previous vectors. 
Every vector may also detect other new faults depending on 
their detection probabilities. 
For sequential circuits, the same properties are applicable 
to vector sequences. For a combinational circuit with a total of 
Y faults, the coverage by the first deterministic vector is 
1 l 1  y1 = - + (1  - - )Jxp  ( x ) d x  
Y Y O  
The first term on the right hand side is the coverage due to the 
fault for which this vector was generated and the second term is 
the random coverage from the remaining faults. 
Similarly, the coverage by the first two vectors is 
1 2 '  
Y Y O  
y2 ' y l  + -+  ( 1  - - ) J x ( l - x ) p ( x ) d x  
Here, the first term is the fault coverage by the first vector, the 
second term is the coverage of the single target fault for which 
the second vector is derived, and the third term is the additional 
random coverage by the second vector. Proceeding recursively, 
we obtain y ,  in the following form: 
This equation is valid only for those values of n for which 
y ,  < 1 .O. We use the following approximation: 
(4) 
where 1 << n < Y. 
Sample Size Determination 
Suppose we randomly sample a fraction s of the total of Y 
faults. We then generate n vectors for detecting faults in the 
sample. The total coverage is given by 
( 5 )  
where fs is the coverage of n vectors in the sample. Thus, sfc is 
the deterministic coverage contributed by the sampled faults and 
the second term gives the random coverage over the unsampled 
faults. Without loss of generality, in the following, we assume 
f ,  = 1. That is, we will generate vectors to detect all faults in 
the sample. Suppose the number of these vectors is N .  Then 
equation ( 5 )  reduces to 
f ( n )  = sf, + ( I - s ) [~  - I ( n ) l  
f (NI = 1 - I ( N )  + s I ( N )  (6) 
Of course, for a 100% fault coverage in the entire circuit, i.e., 
for f ( N )  = 1 ,  either s - 1 (all faults sampled), or N = m 
(infinite number of vectors applied). In general, for any other 
value of f ( N ) ,  the sample size can be obtained if we apply 
equation (4) to the sample where the fault population is sY 
instead of Y and fs - y N  = 1. Thus, 
N = sY.I ( N )  (7) 
For any required coverage, f ( N ) ,  equations (6) and (7) can be 
solved numerically for s by eliminating N .  The total number, Y, 
of faults in the circuit is known and we will determine p ( x )  and 
I (n), empirically. 
Proposed Test Generation Procedure 
A flow chart of the test generation procedure is given in 
Fig. 1. We do not assume any knowledge of the fault detection 
probabilities. Hence, a precise sample size can not be deter- 
mined. For this reason, two passes are used. In Pass 1 ,  a fault 
sample of arbitrary size (500 in Fig. 1) is used. At the end of 
this pass, using the available fault detection data, p ( X I ,  I (n), 
and the total fault coverage are estimated. If the fault coverage 
requirement is higher, then the necessary sample size is 
estimated from the now available I (n). In Pass 2, the sample 
size is increased to this value. 
Determination of p(x). Faults in the sample are simulated 
in Pass 1 without fault dropping. Thus, for each fault a 
random-detection count is determined. If a fault was used by 
the test generator as a target for deterministic test generation, 
the random-detection count of this fault is reduced by 1. The 
adjusted random-detection count of a fault is the number of 
times it is detected by the Pass 1 vectors. During test genera- 
tion, any fault found to be redundant is removed from the sam- 
ple fault list. Let ns be the adjusted sample size. Also, let w, 
be the number of faults in the sample with random-detection 
count of i ,  where i = 0,1,2,  . .,N and N is the number of vec- 
tors generated in Pass 1 .  Clearly, 
N 
I -0 
Z W r  = n,. 
Using Bayes' theorem 151, we can write 
where p i ( x )  is the conditional probability density function for 
the faults that were detected by i vectors and not detected by 
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Generate a sample list of 
500 randomly selected faults 
Set their detection counts to 0 
I 
Bmulate dl faults- 
Pass 1: Update fault detecth counts 
Pass 2 Remove detected fauIts from list 
!4 
Generate a test far an undetected 
(remove any redundant faults from list) 
fault from the sampIe list 
I '  I I 
4 1 All faults in sample list detected? > 
s. 
Deter"  required sample size and place 
only the additional faults in the sample list 
Fig. 1 Test generation by fault sampling. 
N -i vectors. This density function is given by 
x'(l-x)N-'q Gc) (9) 
The probability density q (XI in the above expression represents 
the a priori detection probability of a fault. For simplicity, we 
assume that before the detection data b m e s  available, the 
detection probability of a fault can be m y k e  between Q and 
1 .  Thus, q ( x )  = 1 .O, for O Q x  Q 1.0, and q (XI - 0, otherwise. 
This gives 
(10) 
where the function in the denominator is known as the beto 
function 161 which, for computational purposes, can be 
represented either in terms of gamma functians or, for integer 
arguments, by factorials. Notice that PO&) is the distribution 
of faults that were nat dctmted but might be detectable. Even 
though the sample size as is adjusted to exclude faults that were 
found redundant (undetectable), it is not necessary to cover 
every detectable fault in the sample. In practice, test generators 
use time limit and leave some faults undetected without classify- 
ing them as redundant. 
Evaluation ofZ(n). The integral I ( n ) ,  defined in equation 
(21, can be easily evaluated if we substitute the above expression 
for p ( x ) .  On simplification, the following result is obtained: 
(1 I) 
Once wi have been obtained from fault simulation in Pass 1, 
Z ( n )  i5 computed from the above equation. It is then used for 
estimating the total fault coverage and the required sample size 
as will be discussed in the next section. 
Exprislmtrrl Results 
We used the proposed sampling methad for generating 
tests for thrct of the larger ISCAS circuits [7k C2670, C6288, 
and C7551. For each circuit, a random sample of 5 0 0  faults 
was used in Pass 1 .  Tests were generated using a Podem 181 
test generator and a deductive fauh simulator 191 running on a 
VAX 8600 computer. A graph of I (n), as obtained from equa- 
tion (1 l ) ,  is shown in Fig. 2. 
1.0 r 
0.01 I I I I 
1 10 100 looa 
n 
Fig. 2 If& determined from 500-fault samples. 
Next, we use equations (6) and (7) to obtain the required 
sample size s (expressed as a fraction of total faulis 14 for a 
given fault coverage f W. The result is shown in Fig. 3. To 
illustrate its use let us assume that the required fault coverage is 
95%. For the circuit C6288, we require s - 0.05. Since 
Y = 7744, we should use a random sample of ROW7744 = 387 
faults. As Pass 1 already used a larger sample, Pass 2 is not 
needed. The required sample size for C2670 is 
SY =0.33X2747 -907 and that for C7752 is 
SY - 0.2x7550 = 15'tO. The second pass for these circuits was 
executed with loo0 and 1500 faults, respectively. 
The results are given in Table 1.  The estimated coverages 
shown in the Table were obtained from equation (6) and the 
data of Fig. 3. Measured coverages were obtained by fault 
simulation of all faults with vectors generated from fault sam- 
ples. The CPU times are for a V A X  8600 computer. 
The last section of Table 1 gives the result of test genera- 
tion with a11 faults. The number of redundant faults, thus 
found, was used to adjust the measured fault coverage according 
to equation (1). The number of redundant faults is 117 (4.26%) 
in C2670, 34 (0.44%) in C6288, and 131 (1.74% in C7552. In 
the case of (27552 circuit, 0.3% faults were left undetected by 
the test generator due to time limit. 
The total CPU time shown in Table 1 includes the time of 
fault simuiation which is also given separately. The total time is 
dominated by the attempted test generation runs for the faults 
that turned out to be either redundant or undetectable due to 
time limit. Fault simulation time for sample cases is always 
11 I 
I 
s=0.20 - - - - - - - - - - 
Sample -s_=_o.os - - ;- - - - - 
Size 
s 
; C7552‘ 
1 :  
1 .  
f = 0.95 : 
1500 
All Faults 
Sample Cov. (%I - 99.4 
Estimated Cov. (%) - 96.6 
Measured Cov. (%) - 96.5 
Total CPU Sec. - 5749 
79 
Vectors - 149 38 297 
Redundant Faults - 117 34 131 
Total CPU Seconds - 17186 110 33806 
Fault Sim. CPU Seconds - 32 52 174 
Fault Sim. CPU Sec. - 
Coverage (%) - 100.0 100.0 99.7 
Conclusion 
It is shown that random fault sampling can be effectively 
used for test generation. The sample size is a function of the 
required fault coverage and the testability of the circuit. For a 
circuit with high testability (e.g., C6288), a sample of just 5% 
faults will provide tests for a 95% coverage. On the other hand, 
for a circuit with a relatively poor testability (e.g., C2670), one 
may have to sample 33% faults for the same coverage. For most 
o Estimated 
- Measured 
Vector Number 
Fig. 4 Coverage of tests for C7552 circuit using a 1500-fault sample. 
practical cases, the sampling approach will mean significant sav- 
ing in the computation and storage needs of fault simulation. 
The two-pass test generation procedure eliminates the need 
for prior testability analysis to determine a precise sample size. 
The sample size is obtained as a by-product of the first pass. 
This determination, however, requires fault simulation without 
dropping the detected faults. Such a procedure would normally 
be considered wasteful. We have, therefore, developed an alter- 
native formulation, also based on the Bayes’ theorem, for deter- 
mining the detection probability distribution that relies on fault 
simulation with fault dropping. 
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